

CS18FS2048(3/5/W) CS16FS2048(3/5/W)

Revision History

Rev. No. 1.0

History
Initial issue

Issue Date

Apr..15,2014



CS18FS2048(3/5/W) CS16FS2048(3/5/W)

GENERAL DESCRIPTION

The CS16FS2048(3/5/W) and CS18FS2048(3/5/W) are a 2,097,152-bit high-speed Static Random Access Memory organized as 128K(256) words by 16(8) bits. The CS16FS2048(3/5/W) (CS18FS2048(3/5/W)) uses 16(8) common input and output lines and have an output enable pin which operates faster than address access time at read cycle, And CS16FS2048(3/5/W) allows that lower and upper byte access by data byte control(\overline{UB} , \overline{LB}). The device is fabricated using advanced CMOS process,6-TR based cell technology and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The CS16FS2048(3/5/W) is packaged in a 400mil 44-pin TSOP2 and 48FBGA. The CS18FS2048(3/5/W) is packaged in a 400mil 44-pin TSOP2 and 36FBGA.

FEATURES

- Fast Access Time 8,10,12,15ns(Max)
- CMOS Low Power Dissipation

Standby (TTL): 10mA (Max.)

(CMOS): 6mA (Max.)

Operating: 35mA (8ns, Max..)

: 30mA(10ns ,Max.)

- Single 3.3±0.3V or 5.0±0.5V Power Supply
- Wide range (1.65V~3.6V) of Power Supply
- TTL Compatible inputs and Outputs
- Fully Static Operation, No Clock or Refresh required
- Three State Outputs
- Data Byte Control(x16 Mode)

 $LB: I/O_0 \sim I/O_7, UB: I/O_8 \sim I/O_{15}$

- Standard 44TSOP2 and 36FBGA Package Pin Configuration for 256k x 8
- Standard 44TSOP2 and 48FBGA Package Pin Configuration for 128k x 16
- Operating in Commercial and Industrial Temperature range.



CS18FS2048(3/5/W) CS16FS2048(3/5/W)

Order Information

Density	Ora	Part Number	\/ (\/)	Spe	eed	Package	Temp.
Delisity	Org.	rait Number	V _{CC} (V)	t _{AA} (ns)	t _{OE} (ns)	rackage	
		CS16FS20483GC(I)-08	3.3	8	4	44 TSOP2	
		CS16FS2048WGC(I)-08	3.3	8	4	44 TSOP2	
		CS16FS2048WGC(I)-10	2.5	10	5	44 TSOP2	
		CS16FS2048WGC(I)-12	1.8	12	6	44 TSOP2	
		CS16FS20483HC(I)-08	3.3	8	4	48 FBGA	
		CS16FS2048WHC(I)-08	3.3	8	4	48 FBGA	
		CS16FS2048WHC(I)-10	2.5	10	5	48 FBGA	C : Commercial
		CS16FS2048WHC(I)-12	1.8	12	6	48 FBGA	
2Mb	128Kx16	CS16FS20485GC(I)-10	5	10	5	44 TSOP2	
		CS16FS20483GC(I)-10	3.3	10	5	44 TSOP2	i illuusillai
		CS16FS2048WGC(I)-10	3.3	10	5	44 TSOP2	
		CS16FS2048WGC(I)-10	2.5	10	5	44 TSOP2	
		CS16FS2048WGC(I)-15	1.8	15	7	44 TSOP2	
		CS16FS20483HC(I)-10	3.3	10	5	48 FBGA	
		CS16FS2048WHC(I)-10	3.3	10	5	48 FBGA	
		CS16FS2048WHC(I)-10	2.5	10	5	48 FBGA	
		CS16FS2048WHC(I)-15	1.8	15	7	48 FBGA	



CS18FS2048(3/5/W) CS16FS2048(3/5/W)


Danaitu	0	Dord Nivershore	M 00	Spe	eed	Daalaana	Т	
Density	Org.	Part Number	V _{CC} (V)	t _{AA} (ns)	t _{OE} (ns)	Package	Temp.	
		CS18FS20483GC(I)-08	3.3	8	4	44 TSOP2		
		CS18FS2048WGC(I)-08	3.3	8	4	44 TSOP2		
		CS18FS2048WGC(I)-10	2.5	10	5	44 TSOP2		
		CS18FS2048WGC(I)-12	1.8	12	6	44 TSOP2		
		CS18FS20483YC(I)-08	3.3	8	4	36 FBGA		
		CS18FS2048WYC(I)-08	3.3	8	4	36 FBGA	C : Commoraid	
		CS18FS2048WYC(I)-10	2.5	10	5	36 FBGA		
		CS18FS2048WYC(I)-12	1.8	12	6	36 FBGA		
2Mb	256Kx8	CS18FS20485GC(I)-10	5	10	5	44 TSOP2	C : Commercial I : Industrial	
		CS18FS20483GC(I)-10	3.3	10	5	44 TSOP2	i illuusiilai	
		CS18FS2048WGC(I)-10	3.3	10	5	44 TSOP2		
		CS18FS2048WGC(I)-10	2.5	10	5	44 TSOP2		
		CS18FS2048WGC(I)-15	1.8	15	7	44 TSOP2		
		CS18FS20483YC(I)-10	3.3	10	5	36 FBGA		
		CS18FS2048WYC(I)-10	3.3	10	5	36 FBGA		
		CS18FS2048WYC(I)-10	2.5	10	5	36 FBGA		
		CS18FS2048WYC(I)-15	1.8	15	7	36 FBGA		




CS18FS2048(3/5/W) CS16FS2048(3/5/W)

PIN CONFIGURATIONS

44TSOP2-400mil



CS18FS2048(3/5/W)- (256k x 8)



CS16FS2048(3/5/W)- (128k x 16)

6x8mm mini-BGA with ball pitch 0.75mm

	1	2	3	4	5	6
Α	A0	A1	NC	A3	A6	A8
В	104	A2	WE	A4	Α7	100
С	105		NC	A5		101
D	Vss					Vcc
Е	Vcc					Vss
F	106		NC	A17		102
G	107	OE	CS	A16	A15	103
Н	A9	A10	A11	A12	A13	A14

CS18FS2048(3/5/W) – (256k x 8) 36 ball mini-BGA

	1	2	3	4	5	6
Α	LB	OE	A0	A1	A2	NC
В	IO8	UB	A3	A4	CS	100
С	109	IO10	A5	A6	101	102
D	Vss	IO11	NC	A7	103	Vcc
Е	Vcc	1012	NC	A16	104	Vss
F	IO14	IO13	A14	A15	105	106
G	IO15	NC	A12	A13	WE	107
Н	NC	A8	A9	A10	A11	NC

CS16FS2048(3/5/W) – (128k x 16) 48ball mini-BGA

Rev. 1.0


Chiplus reserves the right to change product or specification without notice.


5



CS18FS2048(3/5/W) CS16FS2048(3/5/W)

FUNCTIONAL BLOCK DIAGRAM





CS18FS2048(3/5/W) - (256k x 8)

CS16FS2048(3/5/W) - (128k x 16)

Absolute Maximum Ratings*

Para	ameter	Symbol	Rating	Unit	
Voltage on Any Din	3.3V Product				
Voltage on Any Pin Relative to V _{SS}	5.0V Product	V_{in}, V_{OUT}	-0.5 to V _{CC} +0.5V	V	
	Wide V _{CC} ** Product				
Voltage on V _{CC}	3.3V Product		-0.5 to 4.6		
Supply Relative to	5.0V Product	V_{in}, V_{OUT}	-0.5 to 7.0	V	
V _{SS}	Wide V _{CC} ** Product		-0.5 to 4.6		
Power Dissipation		P_{D}	1.0	W	
Storage Temperature		T _{STG}	-65 to 150	°C	
Operating Temperatur	e Commercial	T _A	0 to 70	°C	
Industrial		T _A	-40 to 85	°C	

6 Rev. 1.0



CS18FS2048(3/5/W) CS16FS2048(3/5/W)

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied.

Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions*(T_A=0 to 70°C)

Parameter	Operating V _{CC} (V)	Symbol	Min.	Тур.	Max.	Unit
	5.0	V _{CC}	4.5	5.0	5.5	
Cupply Voltage	3.3	V _{CC}	3.0	3.3	3.6	V
Supply Voltage	Wide 2.4~3.6	V _{CC}	2.4	2.5/3.3	3.6	\ \
	Wide 1.65~2.2	V _{CC}	1.65	1.8	2.2	
Ground		V_{SS}	0	0	0	V
	5.0	V_{IH}	2.2	-	V _{CC} +0.5	
Input High Voltage	3.3	V_{IH}	2.0	-	V _{CC} +0.5	V
Input High voitage	Wide 2.4~3.6	V_{IH}	2.0	1	V _{CC} +0.3	
	Wide 1.65~2.2	V_{IH}	1.4	-	V _{CC} +0.2	
	5.0	V_{IL}	-0.3	-	0.8	
Input Low Voltage	3.3	V_{IL}	-0.3	-	0.8	V
Input Low Voltage	Wide 2.4~3.6	V _{IL}	-0.3	-	0.7	V
	Wide 1.65~2.2	V_{IL}	-0.2	-	0.4	

^{*}The above parameters are also guaranteed for industrial temperature range.

DC and Operating Characteristics*(T_A=0 to 70°C)

Parameter	Symbol	Test Conditions	Min	Max	Unit
Input					
Leakage	ILI	$V_{IN}=V_{SS}$ to V_{CC}	-2	2	uA
Current					
Output	I _{LO}	$\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL}$	-2	2	uA

^{**}Wide VCC Range is 1.65V~3.6V



CS18FS2048(3/5/W) CS16FS2048(3/5/W)

Leakage Current**		V _{OUT} =V _{SS} to V _{CC}				
		M: 0 1 400% D 4	8ns		35	
Operating		Min.Cycle,100% Duty	10ns	-	30	A
Current**	I _{CC}	$\overline{CS} = V_{IL}, V_{IN} = V_{IH} \text{ or } V_{IL}, I_{OUT} = 0\text{mA}$	12ns	-	28	mA
					25	
Standby	I _{SB}	Min. Cycle, $\overline{CS} = V_{IH}$		-	10	
Standby Current	l	f=0MHz, \overline{CS} ≥V _{CC} -0.2V			6	mA
Current	Irrent V _{IN} ≥V _{CC} -0.2V or V _{in} ≤0.2V				O	
		V _{CC} =4.5V, I _{OL} =8mA, 5.0V Product			0.4	
Output Low		V _{CC} =3.0V, I _{OL} =8mA, 3.3V Product & Wide			0.4	
Voltage	V_{OL}	V _{CC} ** Product		_	0.4	V
Level		V _{CC} =2.4V, I _{OL} =1mA, Wide V _{CC} ** Produc	t	-	0.4	
		V_{CC} =1.65V, I_{OL} =0.1mA, Wide V_{CC}^{**} Pro	duct	-	0.2	
		V _{CC} =4.5V, I _{OH} = -4mA, 5.0V Product		2.4	-	
Output High		V _{CC} =3.0V, I _{OH} = -4mA, 3.3V Product & V	Vide	2.4		
Voltage	V_{OH}	V _{CC} ** Product		2.4		V
Level		V _{CC} =2.4V, I _{OH} = -1mA, Wide V _{CC} ** Product			-	
		V _{CC} =1.65V, I _{OH} = -0.1mA, Wide V _{CC} ** Product			-	

^{*}The above parameters are also guarantee for industrial temperature range.

Capacitance*(T_A= 25°C, f= 1.0MHz)

Item	Symbol	Test Conditions	TYP	Max	Unit
Input/ Output Capacitance	C _{I/O}	V _{I/O} =0V	-	8	рF
Input Capacitance	C _{IN}	V _{IN} =0V	-	6	pF

^{*}Capacitance is sampled and not 100% tested.

8

^{**}Wide V_{CC} Range is 1.65V ~ 3.6V



CS18FS2048(3/5/W) CS16FS2048(3/5/W)

Test Conditions*

Parameter	Value		
	0 to 3.0V (V _{CC} =3.3V or 5.0V)		
Input/ Output Capacitance	0 to 2.5V (V _{CC} =2.5V)		
	0 to 1.8V (V _{CC} =1.8V)		
Input Rise and Fall Time	1V/1ns		
Input and Output Timing Reference Levels	1.5V (V _{CC} =3.3V or 5.0V)		
Input and Output Timing Reference Levels	1/2V _{CC} (V _{CC} = 1.8V or 2.5V)		
Output Load	See Fig. 1		

^{*}The above parameters are also guaranteed for industrial temperature range.




Fig 1

Overshoot Timing

Undershoot Timing




Fig 2



CS18FS2048(3/5/W) CS16FS2048(3/5/W)

Functional Description (x8 Mode)

\overline{CS}	\overline{WE}	\overline{OE}	Mode	I/O Pin	Supply Current
Н	Х	X*	Not Select	High-Z	I _{SB} ,I _{SB1}
L	Н	Н	Output Disable	High-Z	I _{cc}
L	Н	L	Read	D _{OUT}	I _{CC}
L	L	Х	Write	D _{IN}	I _{CC}

^{*}X means don't care

Functional Description (x16 Mode)

\overline{CS}	\overline{WE}	\overline{OF}	\overline{OE} \overline{LB} **	<u>UB</u> **	Mode I/O Pin		Pin	Supply
CD	WE	OL	LD	OB		I/O ₀ ~I/O ₇	I/O ₈ ~I/O ₁₅	Current
Н	Х	X*	X	X	Not Select	High-Z	High-Z	I _{SB} , I _{SB1}
L	Н	Η	X	X	Output	High-Z	⊔igh 7	1
L	X	Χ	Н	Η	Disable	r ligh-Z	High-Z	I _{CC}
			L	Н		D_OUT	High-Z	
L	Н	L	Н	L	Read	High-Z	D _{OUT}	I _{CC}
			L	L		D_OUT	D _{OUT}	
			L	Н		D_IN	High-Z	
L	L	Х	Н	L	Write	High-Z	D _{IN}	I _{CC}
			L	L		D _{IN}	D _{IN}	

^{*}X means don't care

Data Retention Characteristics*(T_A =0 to 70 $^{\circ}$ C)


Parameter	Product	Operating V _{CC} (V)	Symbol	Test Condition	Min.	Тур.	Max.	Unit
	5.0V	5.0			2.0	_	5.5	
\/ for	Product	0.0		<u></u>				
V _{CC} for Data	3.3V	3.3 2.5/3.3	V_{DR}		2.0		3.6	V
	Product			<i>CS</i> ≥V _{CC} - 0.2V	2.0	-	3.0	V
Retention	Wide				2.0		3.6	
	2.4V~3.6V	2.0/3.3			2.0	-	3.0	



CS18FS2048(3/5/W) CS16FS2048(3/5/W)

	Wide 1.65V~2.2V	1.8			1.5	-	3.6	
Data	5.0V Product	5.0		$V_{CC}=2.0V$ $\overline{CS} \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$	-	-	5	
	3.3V Product	3.3			1	ı	5	
Retention Current		2.5/3.3	I _{DR}		1	1	6	mA
	Wide 1.65V~2.2V	1.8		V_{CC} =1.5V, $\overline{CS} \ge V_{CC}$ - 0.2V, $V_{IN} \ge V_{CC}$ - 0.2V or $V_{IN} \le 0.2V$	1	1	6	
Data Retention Set-Up Time			t _{SDR}	See Data	0	-	-	nS
Recovery Time			t _{RDR}	Retention Wave form (below)	5	-	-	mS

Data Retention Wave form



Read Cycle*

Parameter	Symbol	8ns		10ns		12ns		15ns		Unit
Farameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Offic
Read Cycle Time	t _{RC}	8	ı	10	ı	12	-	15	-	ns
Address Access Time	t _{AA}	-	8	ı	10	ı	12	-	15	ns
Chip Select to Output	t _{CO}	-	8	ı	10	-	12	-	15	ns
Output Enable to Valid	4		4		5		6		7	no
Output	t _{OE}	_	4	•	5	-	O	_	,	ns



CS18FS2048(3/5/W) CS16FS2048(3/5/W)

\overline{UB} , \overline{LB} Access Time**	t _{BA}	_	4	_	5	_	6	_	7	ns
Chip Enable to Low-Z Output	t _{LZ}	3	-	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	t _{OLZ}	0	-	0	-	0	-	0	-	ns
$\overline{\textit{UB}}$, $\overline{\textit{LB}}$ Enable to Low-Z Output**	t_{BLZ}	0	ı	0	ı	0	-	0	-	ns
Chip Disable to High-Z Output	t_{HZ}	0	4	0	5	0	6	0	7	ns
Output Disable to High-Z Output	t _{OHZ}	0	4	0	5	0	6	0	7	ns
$\overline{\textit{UB}}$, $\overline{\textit{LB}}$ Disable to High-Z Output**	t_{BHZ}	0	4	0	5	0	6	0	7	ns
Output Hold from Address Change	t _{OH}	3	-	3	-	3	-	3	-	ns
Chip Selection Power Up Time	t _{PU}	0	1	0	-	0	-	0	-	ns
Chip Selection Power Down Time	t _{PD}	-	8	-	10	-	12	1	15	ns

^{*}The above parameters are also guaranteed for industrial temperature range.

Write Cycle*

Parameter	Symbol	8ns		10ns		12ns		15ns		Unit	
raiametei	Syllibol	Min	Max	Min	Max	Min	Max	Min	Max	Offic	
Write Cycle Time	t _{WC}	8	-	10	-	12	-	15	-	ns	
Chip Select to End of	4	6		7		9		12		no	
Write	t _{CW}	0	-	'	-	9	-	12	-	ns	
Address Set-up Time	t _{AS}	0	-	0	-	0	-	0	-	ns	
Address Valid to End	+	6		7		9		12		nc	
of Write	t _{AW}	U	_	,	_	9	_	12	_	ns	




CS18FS2048(3/5/W) CS16FS2048(3/5/W)

Write Pulse										
Width(\overline{OE} High)	t_WP	6	-	7	-	9	-	12	-	ns
Write Pulse										
	t_{WP1}	8	-	10	-	12	-	15	-	ns
Width(OE Low)										
\overline{UB} , \overline{LB} Valid to End of Write**	t_{BW}	6	-	7	-	9	-	12	-	ns
Write Recovery Time	t _{WR}	0	-	0	-	0	-	0	-	ns
Write to Output	1		4	0	5	0	•		7	
High-Z	t_{WHZ}	0	4	U	5	0	6	0	7	ns
Data to Write Time	1	4		_		7		0		
Overlap	t_DW	4	-	5	-	7		8	-	ns
Data Hold from Write		0		0		0		0		
Time	t _{DH}	0	-	0	-	0	-	0	-	ns
End of Write to	+	3		3		3		3		no
Output Low-Z	t _{ow}	3	ı	3	ı	3	-	3	1	ns

^{*}The above parameters are also guaranteed for industrial temperature range.

Timing Diagram

Timing Waveform of Read Cycle (1) (Address Controlled, $\overline{CS} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$, \overline{UB} , $\overline{LB} = V_{IL}^{**}$)




^{**} Those parameters are applied for x16 mode only.



CS18FS2048(3/5/W) CS16FS2048(3/5/W)

Timing Waveform of Read Cycle (2) (\overline{WE} =VIH)



NOTES (Read Cycle)


- 1. \overline{WE} is high for read cycle
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V_{OH} or V_{OL} levels.
- 4. At any given temperature and voltage condition, t_{HZ} (Max.) is less than t_{LZ} (Min.) both for a given device and from device to device.
- Transition is measured ±200mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with $CS = V_{IL}$.
- 7. Address valid prior to coincident with CS transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- ** Those parameters are applied for x16 mode only.

14 Rev. 1.0




CS18FS2048(3/5/W) CS16FS2048(3/5/W)

Timing Waveform of Write Cycle (1) (\overline{OE} Clock)



^{**} Those parameters are applied for x16 mode only.

Timing Waveform of Write Cycle (2) (\overline{OE} =Low fixed)




15 **Rev. 1.0**



CS18FS2048(3/5/W) CS16FS2048(3/5/W)


** Those parameters are applied for x16 mode only.

Timing Waveform of Write Cycle (3) (\overline{CS} =Controlled)



** Those parameters are applied for x16 mode only.

Timing Waveform of Write Cycle (4) (\overline{UB} , \overline{LB} Controlled)



NOTES (Write Cycle)

16 **Rev. 1.0**



write to the end of write.

CS18FS2048(3/5/W) CS16FS2048(3/5/W)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low \overline{CS} , \overline{WE} , \overline{LB} and \overline{UB} . A write begins at the latest transition \overline{CS} going low and \overline{WE} going low; A write ends at the earliest transition \overline{CS} going high or \overline{WE} going high. $\overline{t_{WP}}$ is measured from the beginning of
- 3. t_{CW} is measured from the later of \overline{CS} going low to end of write.
- 4. t_{AS} is measured from the address valid to the beginning of write.
- 5. \overline{WE} is measured from the end of write to the address change. t_{WR} applied in case a write ends as \overline{CS} or \overline{WE} going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. D_{OUT} is the read data of the new address.
- 10. When \overline{CS} is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.


^{**} Those parameters are applied for x16 mode only



CS18FS2048(3/5/W) CS16FS2048(3/5/W)

Package outline dimensions

44L-TSOP2-400mil





Note: Plating thickness spec : $0.3 \text{ mil} \sim 0.8 \text{ mil}$.

UNIT	MBOL	Α	A1	A2	ъ	ь1	G	£1	D	E	El	e	L	Ll	у	е
	Min.	1.00	0.05	0.95	0.30	0.30	0.12	0.12	18.31	10.06	11.56	0.70	0.40	0.70	-	0°
mm	Nom.	1.10	0.10	1.00	-	_	_	-	18.41	10.16	11.76	0.80	0.50	0.80	-	_
	Max.	1.20	0.15	1.05	0.45	0.40	0.21	0.16	18.51	10.26	11.96	0.90	0.60	0.90	0.1	8°
	Min.	0.0393	0.002	0.037	0.012	0.012	0.005	0.005	0.721	0.396	0.455	0.0275	0.0157	0.0275	ı	0°
inch	Nom.	0.0433	0.004	0.039	-	_	_	-	0.725	0.400	0.463	0.0315	0.0197	0.0315	-	_
	Max.	0.0473	0.006	0.041	0.018	0.016	0.008	0.006	0.729	0.404	0.471	0.0355	0.0237	0.0355	0.004	8°


18 **Rev. 1.0**

SECTION A-A




CS18FS2048(3/5/W) CS16FS2048(3/5/W)


36ball mini-BGA-6x8mm (ball pitch: 0.75mm)




TOP VIEW




BOTTOM VIEW (BALL SIDE)





DETAIL A



DETAIL B

NOTES:


- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
- 2. PIN#1 DOT MARKING BY LASER OR PAD PRINT.

19 **Rev. 1.0**





CS18FS2048(3/5/W) CS16FS2048(3/5/W)

48ball mini-BGA-6x8mm (ball pitch: 0.75mm)



BALL PITCH e = 0.75											
D	E	N	Dl	El	D2	E2					
8.0	6.0	48	5.25	3.75	1.375	1.125					





TOP VIEW

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
- 2. PIN#1 DOT MARKING BY LASER OR PAD PRINT.
- 3. SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.
- 4. TOLERANCES:

LINEAR: X.X=±0.1

X.XX = ± 0.05 X.XXX = ± 0.025

Rev. 1.0 20